

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#13/8 / USING 3/4/03 ?

I hereby certify that this correspondence is being

Printed name of person mailing paper or fee
Signature of person mailing paper or fee

MARY V CARTER

deposited with the United States Postal Service as first class mail in an envelope addressed to:
Commissioner of Patents and Trademarks
Washington, D.C. 20231 on 2-13-0-3

Patent Application

Inventor(s):

Chyan, Yih Feng

Hergenrother, John

Monroe, Donald

Case:

15-6-9

Serial No.:

09/648164

Filing Date:

August 25, 2000

Examiner:

Dickey

Group Art Unit:

2826

Title:

Architecture for Circuit Connection Of A Vertical Transistor

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D. C. 20231-

SIR:

Amendment Under 37 C.F.R.§1.111

In response to the office action of October 22, 2002, please amend the above-identified application as follows:

IN THE CLAIMS

- (Amended) An integrated circuit structure comprising:
 - a semiconductor layer having a major surface formed along a plane;
- first and second spaced-apart doped regions extending into the surface from the plane;
- a third doped region of different conductivity type than the first region, positioned above the plane and over the first region; and
- a conductive layer formed between the first and second regions and above the plane, providing electrical connection between the doped regions.

02/24/2003 HMARZI1 00000029 501735 0964816

02 FC:1201

168.00 CH

1